Circuit Retiming Applied to Decomposed Software Pipelining
نویسندگان
چکیده
| This paper elaborates on a new view on software pipelining, called decomposed software pipelining, and introduced The approach is to decou-ple the problem into resource constraints and dependence constraints. Resource constraints management amounts to scheduling an acyclic graph subject to processors constraints , a problem for which an eeciency bound is known, resulting in a bound for loop scheduling. The acyclic graph is obtained by cutting some particular edges of the (cyclic) dependence graph. In this paper, we cut edges in a diier-ent way, using circuit retiming algorithms, so as to minimize both the longest dependence path in the acyclic graph, and the number of edges in the acyclic graph. With this technique , we improve the eeciency bound given for Gasper-oni and Schwiegelshohn algorithm, and we reduce the constraints that remain for the acyclic problem. We believe this framework to be of interest because it brings a new insight to the software pipelining problem by establishing its deep link with the circuit retiming problem.
منابع مشابه
Synchronous Performance and Reliability Improvement in Pipelined ASICs
The clock frequency of a synchronous circuit can be increased at the expense of increased system latency, area, and power using synchronous optimization techniques such as pipelining and retiming. Pipelining is a well developed methodology, having been applied to almost every computer architecture from microprocessors to supercomputers. Retiming, on the other hand, has only recently become popu...
متن کاملWorst case analysis of decomposed software pipelining for cyclic unitary RCPSP with precedence delays
In this paper we adress a new cyclic problem: finding periodic schedules for unitary resource constrained cyclic scheduling problem. Such resource constraints are characterized by k, the number of types of functional units employed and mx the maximal number of processors of the same type. The main problem is to cope with both precedence delays and resources which make the problem NP-complete in...
متن کاملArchitectural Retiming: An Overview
Pipelining and retiming are two related techniques for improving the performance of synchronous circuits by reducing the clock period. Unfortunately these techniques are unable to improve many circuits encountered in practice because the clock cycle is limited by a critical cycle which neither technique can change. We present in this paper a new optimization technique that we call architectural...
متن کاملUnret: a Transformation-based Technique for Software Pipelining with Resource Constraints Unret: a Transformation-based Technique for Software Pipelining with Resource Constraints
This paper presents UNRET (unrolling and retiming), a new approach for resource-constrained software pipelining. UNRET aims at nding a loop schedule with maximum resource usage. UNRET explores schedules in decreasing order of resource usage. For each theoretical resource usage, both the unrolling degree of the loop (K) and the initiation interval of the schedule (II) are analitically computed b...
متن کاملIntegrated parametric timing optimization of digital systems
Many design techniques have been proposed to optimize the performance of a digital system implemented in a given technology. These techniques include retiming, insertion of intentional clock skew, insertion of buuers, transistor sizing, resynthesizing, and wave pipelining. Each of these techniques can be advantageous in particular applications, and they are often applied individually to enhance...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Parallel Distrib. Syst.
دوره 9 شماره
صفحات -
تاریخ انتشار 1998